OSU8 Microprocessor

PJRC.COM Offline Archive, February 07, 2004
Visit this page on the live site

Shopping Cart Checkout Shipping Cost Download Website

Home MP3 Player 8051 Tools All Projects PJRC Store Site Map

You are here: OSU8 Microprocessor Schematic OSU8 Core 16-Bit Addr ALU ALU-16 Main Search PJRC

OSU8 Microprocessor

Overview
CPU Programming
Hardware Info
Schematic

Xilinx Implementation
Address Decoder
OSU8 Core

Normal Size
Large Size
8-Bit Data ALU
16-Bit Addr ALU

ALU-16 Main
Full Addr

Control State Machine
State Register
Bus Control
Accumulator
B Register
Status Bits
Operand Register
Program Counter
Stack Pointer
P1 Pointer
P2 Pointer
16-Bit Equals
Temp Register
8-Bit Zero
Buffers

Full Hierarchy Index

Implementation
Download Files

16-bit ALU, Address Computations

This 16 bit ALU performs all of the math functions required for computing addresses. Only five operations are needed. Increment is used for normal program flow to increment the program counter, to execute stack push and increment the data pointer registers. Decrement is used for stack pop and data pointer decement. Two special functions are needed for relative branches, and of course a pass through without any change is used for ordinary data transfers from one register to another.

Schematic Drawing

OSU8: Simple 8-Bit Microprocessor Design; Paul Stoffregen
http://www.pjrc.com/tech/osu8/sch/alu16.html
Last updated: November 28, 2003
Status: These pages are a work-in-progress
Comments, Suggestions: <paul@pjrc.com>

Return to OSU8 Main Schematic

Complete List of All OSU8 Schematics