




Inverter layout alternatives:



Complex Logic Gates

Single unbroken line of diffusion not possible.


"Stacked layout" (on right): signals applied to multiple n- and p-transistors.
Works well for cascaded gates.

Complex Logic Gates

Line of diffusion rule

Transistors form a line of diffusion intersected by poly.

Diffusion will be unbroken if identically labeled Euler paths can be found for the p and n trees:




More Layout Examples

FIG 1.42 3-input NAND standard cell gate layouts


More Layout Examples

FIG 1.47 CMOS compound gate for function $Y = (A + B + C) \cdot \overline{D}$

More Layout Examples




FIG 1.62 Simple standard cell library. Color version on inside front cover.


More Layout Examples

FIG 1.63 MIPS controller layout