

### Problems with scalar processors

- How can scalar processors be sped up?
  - Use deeper pipelines
    - In longer pipelines, pipeline latencies become an issue
  - Reduce the instruction fetch/decode rate: for a given amount of data, fetch fewer instructions
    - Make instructions more complex?
    - Make instructions operate on more values?
- Speed up scalar processors with vectors
  - One instruction operates on many values
  - Rather than fetching 64 or more instructions to perform 64 FP adds, the CPU fetches only one
  - Good for small instruction caches!



- Overlapping vector operations
  - Overlap vector operations if there are enough functional units
    - Keep CPU busy with useful work
    - Reduce execution time
  - Requires more hardware, but hardware provides performance improvements
- Memory-memory vs. register-memory vector architectures



- Control unit detects hazards

registers

Scala

register

6

Logical



### Sample vectorizable code

• Implement  $\stackrel{r}{Y} = a \stackrel{r}{X} + \stackrel{r}{Y}$ 

X and Y are vectors

A is a scalar

- SAXPY/DAXPY loop (S or D indicates single or double precision)
- Very common operation in scientific codes

• Code for DLX at right

- Interlocks between the MULTD and ADDD and the memory operations
- Possible problems with branches
- Total instruction count ≈600

for (i = 0; i < 64; i++) { Y[i] = a \* X[i] + Y[i];

```
LD
      F0,a
ADDI
      R4,Rx,#512
Loop:
LD
      F2,0(Rx)
                 ; load X[i]
MULTD F2,F0,F2
                 ; a * X[i]
      F4,0(Ry)
LD
                 ; load Y[i]
ADDD
      F4,F2,F4
                 ; a*X[i]+Y[i]
      F4,0(Ry)
SD
                 ; store Y[i]
ADDI
      Rx, Rx, #8
                 ; X index++
      Ry,Ry,#8
                 ; Y index++
ADDI
SUB
      R20,R4,Rx ; loop bound
BNEZ
      R20,Loop
                ; loop if not done
```



## Calculating vector execution time

- Terms (not "official"; made up by textbook authors)
  - Convoy: a group of vector instructions that could be issued in the "same" cycle because there are no dependencies between them
  - Chime: the time a maximum-length vector instruction takes to complete its execution
- Basic performance
  - Approximate execution time for a sequence of vector instructions is number of convoys \* chime length
  - Only approximate because it ignores startup overheads
    - $\Rightarrow$  Overheads are often short compared to instruction execution time

![](_page_5_Figure_0.jpeg)

### Vector load-store unit issues

- Load-store units may not be able to complete one result per cycle (unlike most pipelined functional units)
- Long startup latencies
  - Relatively slow memory delays the first word of data
  - Data caches don't usually help vector processors (why?)
- Avoid memory conflicts
  - Vector processors often access several banks of memory at once
  - CPU gets more than one word per memory cycle
- Non-sequential memory accesses
  - Programs often need to load a vector from non-sequential elements

CMSC 611 (Advanced Computer Architecture), Spring 2000

13

Appendix B

- Done using *strided* memory access

UMBC

16-Mar-00

![](_page_6_Figure_12.jpeg)

![](_page_7_Figure_0.jpeg)

- Estimate loop performance using same method as before
  - Include time per element
  - Include vector instruction startup time
  - Include loop overhead
  - Doesn't include loop startup (paid once per execution, not once per loop)
- Compute T<sub>start</sub> by adding up all of the vector startup latencies (excluding those that overlap in convoys)
- Compute T<sub>chime</sub> by counting the convoys

$$T_{n} = \left[\frac{n}{max \ vector \ length}\right] \times (T_{loop} + T_{start}) + n \times T_{chime}$$

![](_page_8_Figure_0.jpeg)

• Example

LV V1,0(Rx) ADDSV V2,F0,V1

- Without chaining, requires 10 +
   64 + 6 + 64 = 146 cycles
- With chaining, the ADDSV could start after the load produced its first element
  - Reduces total time to 10 + 6 + 64 = 82 cycles
  - Total time reduced to 56.2% of the original time
- Long chains (multiple instructions chained together) can drastically cut execution time

![](_page_8_Figure_8.jpeg)

![](_page_9_Figure_0.jpeg)

![](_page_10_Figure_0.jpeg)

# Vector performance: example

- Assume
  - One memory pipeline, 500 MHz
  - T<sub>base</sub> = 0 and T<sub>loop</sub> = 15
- Compute
  - $T_{start} = 10 (load) + 7 (multiply) +$ 10 + 6 (add) + 12 (store) = 45
  - Need 3 chimes

Time to compute *n* elements  $T_n = T_{base} + \left[\frac{n}{MVL}\right] \times (T_{loop} + T_{start}) + n \times T_{chin}$ 

**UMBC** 

 $T_n = 0 + \left\lceil \frac{n}{64} \right\rceil \times (15 + 45) + n \times 3$ 

LV V1, Rx ; chained w/MULTSV  
MULTSV V2, F0, V1  
LV V3, Ry ; chained w/ADDV  
ADDV V4, V2, V3  
SV Ry, V4 ; store the result  

$$\frac{cycles}{element} = \lim_{n \to \infty} \left( \frac{3n + \frac{n \times (15 + 45)}{64}}{n} \right) = 3 + \frac{60}{64} = 3.94$$
R<sub>\omega</sub> = 2 × 500 / 3.94 = 253.8 MFLOPS  
For N<sub>1/2</sub>:  $\frac{253.8}{2} = \frac{2 \times 500}{cycles/element}, n \le 64$   
7.88n = 0 + 1 × (15 + 45) + n × 3  $\Rightarrow$  n = 12.3

![](_page_11_Figure_0.jpeg)