

 Handle two basic primitives Read miss Write to a shared, clean cache block Awrite miss is a combination of these two Simplifying assumptions still hold here Writes to non-exclusive data generate write misses Write misses are atomic (processors block until the access completes) 	 States and Actions and Message ty Local m Home n Remote 	transitions e somewha ypes for din ode: Where node: Where e node: Node	at each cach t different, h ectory-based the request or memory and that has a co	e are iden owever l protocols riginates directory li py of the bi	tical to the snooping protocol
 Write misses are atomic (processors block until the access completes) This introduces two complications 	Message type	Source	Destination	Contents	Function
 There is no longer a bus => no single point of arbitration Broadcast is to be avoided => the directory and cache must issue 	Read miss	Local	Home	P, A	P has a read miss at addr A Request data & make P a read sharer
explicit response messages, e.g., <i>invalidate</i> and <i>write-back</i> request messages	Write miss	Local	Home	Р, А	P has a write miss at addr A Request data & make P exclusive owner
	Invalidate	Home	Remote	А	Invalidate a shared copy of data at addr A
Apr-00 CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 8 5	25-Apr-00	Home	Remote BC CMSC 611 (Advanced Compute	Request data & make P exclu Invalidate a shared copy of data at addr A r Architecture), Spring 2000 Chapter

Message type	Source	Destination	Contents	Function
Fetch	Home	Remote	А	Fetch block at addr A & send to home Change the state of A in remote to shared
Fetch/invalidate	Home	Remote	А	Fetch block at addr A & send to home Invalidate the block in the cache
Data value reply	Home	Local	Data	Return a data value from the home memory
Data writeback	Remote	Home	A, Data	Write back a data value for addr A



Chapter 8

7

25-Apr-00



25-Apr-00

Synchronization in parallel processors	Load-linked & store conditional
 Processors within a parallel system must have some method of synchronization Software routines are usually built on top of hardware-supplied synchronization instructions For shared-memory machines, the key element is an uninterruptible instruction that can atomically retrieve and change a value Atomic exchange: exchanges register and memory location atomically Test-and-set Implementation is challenging since it requires both a memory read and write to execute atomically This complicates coherence and does not scale well 	 Another option: use a pair of instructions: try: mov R3,R4 ; move exchange value into R3 ll R2,0(R1) ; load the value at 0(R1) into R2 sc R3,0(R1) ; store the value R3 and set R3 beqz R3,try ; branch if value set is changed to 0 mov R4,R2 ; put load value into R4 Store conditional (sc) fails if Memory location specified by the <i>load linked</i> instruction is changed before the store conditional instruction (to the same address) If it fails, the sequence is executed again Il is implemented by storing the address given in the instruction in a link register If an interrupt occurs or if the cache block containing the address is invalidated, the <i>ll</i> register is set to 0 and <i>sc</i> fails
-Apr-00 CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 8 13	25-Apr-00 CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 8
-Apr-00 UMBC CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 8 13	25-Apr-00 UMBC CMSC 611 (Advanced Computer Architecture). Spring 2000 Chapter 8
-Apr-00 UMBC CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 8 13 Implementing locks using coherence	25-Apr-00 WIMBC CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 8 Implementing locks using coherence
 Apr-00 CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 8 13 Implementing locks using coherence How can locks be cached in machines with cache coherence? Spin-lock operation is performed on a local cached copy This reduces memory bandwidth There is often locality in lock access => caching reduces time to acquire the lock 	25-Apr-00 CMSC 611 (Advanced Computer Architecture). Spring 2000 Chapter 8 Implementing locks using coherence • In the loop, read instead and write only when the lock is free lockit: lw R2,0(R1) ; read the lock bnez R2,lockit ; keep reading if lock not free lwi R2,#1 ; load the lock value exch R2,0(R1) ; race to exchange & get 0 bnez R2,lockit ; if another processor beat us, start over
 Apr-00 WMBC CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 8 13 Implementing locks using coherence How can locks be cached in machines with cache coherence? Spin-lock operation is performed on a local cached copy This reduces memory bandwidth There is often locality in lock access => caching reduces time to acquire the lock Assume that we have an exchange instruction To implement a spin-lock, use the following where 0 indicates success: lwi R2,#1 ; load immediate #1 lockit: exch R2,0(R1) ; exchange R2 with 0(R1) bnez R2,lockit ; if 1 returned, fail 	 25-Apr-00 WMBC CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 8 Implementing locks using coherence In the loop, read instead and write only when the lock is free lockit: lw R2,0(R1) ; read the lock bnez R2,lockit ; keep reading if lock not free lwi R2,#1 ; load the lock value exch R2,0(R1) ; race to exchange & get 0 bnez R2,lockit ; if another processor beat us, start over A load linked/store conditional version need not cause any bus traffic during the testing operation: lockit: l1 R2,0(R1) ; read the lock bnez R2,lockit ; keep reading if lock not free lwi R2,#1 ; load the lock bnez R2,lockit ; heep reading if lock not free lock bnez R2,lockit ; if another processor beat us, start over
 Apr-0 WMBC WMSC 611 (Advanced Computer Architecture), Spring 200 Chapter 8 13 Inplementing locks using coherence? How can locks be cached in machines with cache coherence? Spin-lock operation is performed on a local cached copy This reduces memory bandwidth There is often locality in lock access => caching reduces time to acquire the lock Assume that we have an exchange instruction To implement a spin-lock, use the following where 0 indicates success: Iwi R2,#1 ; load immediate #1 lockit: exch R2,0(R1) ; exchange R2 with 0(R1) bnez R2,lockit ; if 1 returned, fail Problem: 	 25.Apr-00 UMBC CMSC 611 (Advanced Computer Architecture), Spring 200 Chapter 8 Implementing locks using coherence In the loop, read instead and write only when the lock is free lockit: lw R2,0(R1) ; read the lock bnez R2,lockit ; keep reading if lock not free lwi R2,#1 ; load the lock value exch R2,0(R1) ; race to exchange & get 0 bnez R2,lockit ; if another processor beat us, start over A load linked/store conditional version need not cause any bus traffic during the testing operation: lockit: 11 R2,0(R1) ; read the lock bnez R2,lockit ; keep reading if lock not free lwi R2,#1 ; load the lock value exch R2,0(R1) ; read the lock bnez R2,lockit ; the preading if lock not free lwi R2,#1 ; load the lock bnez R2,lockit ; the preading if lock not free lwi R2,#1 ; load the lock value sc R2,0(R1) ; Try to store & get 0



