





- Predict all branches taken
 - Surprisingly effective since 85% of backward branches and 60% of forward branches are taken
 - Still leaves more than a third of the branches improperly predicted
 - For some programs, this method is excellent (< 10% mispredictions), but for others, it does badly (> 50%)
- Predict forward not taken and backward taken
 - This scheme is similar to predicting all branches as taken except that it uses information about the types of branches.
 - Forward branches are usually part of if-else constructs, and may be less likely to be taken
 - Backward branches are often part of loops and more likely to be taken
 - Won't perform much better than simply predicting not-taken

Using profiling to predict branches

- Use profile information from previous runs
 - The compiler can instrument the code using the profile information from previous runs of the program.
 - It can build a higher performance program by predicting that branches taken in the practice run(s) will be taken in the final version.
- Not perfect since many branches are both taken and not taken in the course of execution.
 - Provides better prediction than other static methods.

UMBC

- Misprediction rates for this method range from 5% to 20%, even if different input data is used for the program

24-Feb-00



Classifying exceptions Classifying exceptions • User maskable vs. non-maskable • Resume vs. terminate - Can the user prevent the hardware from responding? - Terminate: the exception stops the program from running - Note that for maskable interrupts, the user can choose to respond to - Resumable: the program must be restartable after the interrupt them, and therefore they are similar to non-maskable interrupts - Restarting is harder (obviously), and is the more common case - Maskable interrupts must still be handled properly! - The most difficult case is handling interrupts within an instruction, where the instruction must be resumed • Within vs. between instructions • Save the state of the executing program - Does the exception prevent instruction completion, by occurring in the middle of execution? • Fix the cause of the exception - Or is it recognized between instructions? • Restore the state of the original program, and restart it as if nothing had happened - Exceptions occurring within instructions are usually synchronous, since the instruction triggers the exception • Exceptions of this type occur for virtual memory management systems - Within is more difficult to implement than between since the former \Rightarrow Restartable instructions must be restarted 🛞 UMBC UMBC 24-Feb-00 CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 3 17 24-Feb-00 CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 3

Saving pipeline state

- For exceptions that occur within instructions (i.e. in EX or MEM) and must be restarted (page fault), the pipeline state must be saved
 - Insert a trap instruction into the pipeline on the next IF.
 - Turn off all writes for the faulting instruction and the instructions following it in the pipeline
 - Allow previous instructions to complete
 - Save the PC of the faulting instruction so it can be restarted (usually done by OS)
- This method requires as many PCs as there are delay slots
 - Instructions currently in the pipeline may not be sequentially related!
 - Save at least one PC value: the location of the faulting instruction

Precise vs. imprecise exceptions

- Precise exceptions mean:
 - All instructions before the faulting instruction complete
 - Instructions following the faulting instruction, including the faulting instruction, do not change the state of the machine.
- Restarting is easy with precise exceptions!
 - Simply re-execute the original faulting instruction
 - If it's not a resumable instruction, i.e. an integer overflow, start with the next instruction
- Precise exceptions can be difficult because of instruction completions and exceptions that occur out of order
 - Solution: imprecise exceptions.

UMBC

- Often used for floating point pipelines more so than integer pipelines
- Integer -> precise, FP -> imprecise (usually)

19

Chapter 3

24-Feb-00

When do exceptions occur?		Exception ordering					
 IF Page fault for instruction Unaligned memory access Memory protection fault ID Undefined / illegal opcode EX Arithmetic exception 	Two co - Wh - Har Cancel Handle LW R4 ADD R9	 Two consecutive instructions cause exceptions in the same cycle Which should be handled? Handle the one belonging to the earlier instruction Cancel the later instruction (the ADD) Handle the page fault in the earlier (LW) instruction LW R4, 8(R5) ; causes page fault for data ADD R9, R10, R11 ; causes overflow 					
 MEM Page fault for data 	Cycl	e -> 1	2	3	4	5	6
 Unaligned memory access Memory protection fault 	LW	IF	ID	EX	MEM	WB	
			IF	ID	EX	MFM	WB
b-00 UMBC CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 3 21	24-Feb-00	🛞 UMI	ЗС смяс 6	11 (Advanced Comp	uter Architecture), Sp	ring 2000	Chapter 3
b-00 WB: no faults chapter 3 21 Exception ordering	24-Feb-00	wi السلام الم	BC CMSC 6	11 (Advanced Compu	uter Architecture), Sp ectors	ring 2000	Chapter 3



Exceptions in CISC architectures

- The situation is worse for instructions that access and write memory in multiple places
 - These instructions can generate multiple faults.
 - Therefore, it becomes difficult to know where to resume
 - For string instructions, the CPU must also know how far into the operation it was when the exception occurred
- Usually solved by using general purpose registers as scratch space (that are saved and restored)
- General solution used by more complex instruction set machines is to pipeline the microcode.
- \Rightarrow RISC has often been compared to having the microcode as the actual assembly language

CMSC 611 (Advanced Computer Architecture), Spring 2000

26

Chapter 3

Non-pipeline FP in DLX FP multiplier, adder IF FP/integer divide unit FP units take multiple cycles ID Non-pipelined Structural hazards may occur if successive instructions use the FP Divide ALU same functional unit FP Structural hazards can cause Add Mult MEM WB UMBC CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 3 28



RAW hazards in the FP pipeline	Contention for the register write port			
 MULTD stalls due to load latency. ADDD stalls until multiply produces F0 value, which is forwarded. SD stalls in MEM waiting on result from ADDD 	 Assume the FP register file has only one write port In this example, three instructions write to it in one cycle: hazard! Possible solutions Increase the number of write ports: may not be worth it if the situation doesn't happen very often Serialize the writes (stall instructions conflicting for resource) 			
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 LD F4,0(R2) IF ID EX MM WB VILTD F0,F4,F6 IF ID - M1 M2 M3 M4 M5 M6 M7 MM WB ADDD F2,F0,F8 IF IF ID - - - - A1 A2 A3 A4 MM WB SD 0(R2),F2 IF - IF - - - - ID EX - - MM WB	1 2 3 4 5 6 7 8 9 10 11 MULTD F0,F4,F6 IF ID M1 M2 M3 M4 M5 M6 M7 MM WB ADD R1,R2,#1 IF ID EX MM WB WB SUB R4,R4,#4 IF ID EX MM WB WB ADDD F2,F0,F8 IF ID A1 A2 A3 A4 MM WB OR R8,R8,#8 IF ID EX MM WB WB OR R9,R9,#1 IF ID EX MM WB LD F8,O(R7) IF ID EX MM WB			
Feb-00 CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 3 33	24-Feb-00 CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 3			
Feb-00 WMBC CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 3 33 Serializing writes to the FP registers	24-Feb-00 WMBC CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 3 WAW hazards			
eb-00 WMBC CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 3 33 Serializing writes to the FP registers • Solving the write port structural hazard through serialization can be done in two ways	24-Feb-00 WMBC CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 3 WAW hazards • Consider situation below: WAW hazard since LD writes F0 one cycle earlier then MULTD			
eb-00 Image: Wind Computer Architecture), Spring 2000 Chapter 3 33 Serializing writes to the FP registers • Solving the write port structural hazard through serialization can be done in two ways • Stall the instruction when it tries to enter the MEM or WB	24-Feb-00 CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 3 WAW hazards • Consider situation below: WAW hazard since LD writes F0 one cycle earlier then MULTD – ONLY a hazard when MULTD is overwritten without any instruction ever using it it appears to be a useless instruction			
eb-00 (MSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 3 33 Serializing writes to the FP registers • Solving the write port structural hazard through serialization can be done in two ways • Stall the instruction when it tries to enter the MEM or WB stage. + Easy to detect the conflict at this point	24-Feb-00 CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 3 WAW hazards • Consider situation below: WAW hazard since LD writes F0 one cycle earlier then MULTD – ONLY a hazard when MULTD is overwritten without any instruction ever using it it appears to be a useless instruction – If there was a use between MULTD and LD, then a RAW hazard would stal the pipeline and the WAW would not occur			
 (b) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c	24-Feb-00 CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 3 WAW hazard Spring 2000 Chapter 3 WAW hazard since LD writes F0 one cycle earlier then MULTD - ONLY a hazard when MULTD is overwritten without any instruction ever using it it appears to be a useless instruction - If there was a use between MULTD and LD, then a RAW hazard would stat the pipeline and the WAW would not occur - However, we must still detect them since they do occur in reasonable code (as we will see).			
 eb-00 (W) UMBC (MSC 611 (Advanced Computer Architecture), Spring 2000 (hepter 3) Serializing writes to the FP registers Solving the write port structural hazard through serialization can be done in two ways Stall the instruction when it tries to enter the MEM or WB stage. Easy to detect the conflict at this point Complicates pipeline control since stalls can now occur in two places Keep track of when each instruction will use the WB stage and stall instructions in ID if their "slot" is already in use 	24-Feb-00 (WMBC) CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 3 WAW hazards • Consider situation below: WAW hazard since LD writes F0 one cycle earlier then MULTD • ONLY a hazard when MULTD is overwritten without any instruction ever using it it appears to be a useless instruction • If there was a use between MULTD and LD, then a RAW hazard would stal the pipeline and the WAW would not occur • However, we must still detect them since they do occur in reasonable code (as we will see). 1 2 3 4 5 6 7 8 9 10 11			
 eb-00 (WMBC) CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 3 33 Serializing writes to the FP registers Solving the write port structural hazard through serialization can be done in two ways Stall the instruction when it tries to enter the MEM or WB stage. Easy to detect the conflict at this point Complicates pipeline control since stalls can now occur in two places Keep track of when each instruction will use the WB stage and stall instructions in ID if their "slot" is already in use Can be done using a shift register that tracks when already-issued instructions will use the register file 	24-Feb-00 CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 3 WARW hazards • Consider situation below: WAW hazard since LD writes F0 one cycle earlier then MULTD - ONLY a hazard when MULTD is overwritten without any instruction ever using it it appears to be a useless instruction - If there was a use between MULTD and LD, then a RAW hazard would stal the pipeline and the WAW would not occur • However, we must still detect them since they do occur in reasonable code (as we will see). 1 2 3 4 5 6 7 8 9 10 11 MULTD F0, F4, F6 IF ID M1 M2 M3 M4 M5 M6 M7 MM WB ADD R1, R2, #1 IF ID EX MM WB			
 20 WBC CMSC 611 (Advanced Computer Architecture), Spring 200 Chapter 3 33 31 Serializing writes to the FP registers Solving the write port structural hazard through serialization can be done in two ways Stall the instruction when it tries to enter the MEM or WB stage. Easy to detect the conflict at this point Complicates pipeline control since stalls can now occur in two places Keep track of when each instruction will use the WB stage and stall instructions in ID if their "slot" is already in use Can be done using a shift register that tracks when already-issued instructions will use the register file Instructions are stalled only in ID 	24-Peb-00 WMBC CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 3 WAW hazard Since LD writes F0 one cycle earlier then MULTD - ONLY a hazard when MULTD is overwritten without any instruction ever using it it appears to be a useless instruction - If there was a use between MULTD and LD, then a RAW hazard would stal the pipeline and the WAW would not occur - However, we must still detect them since they do occur in reasonable code (as we will see). 1 2 3 4 5 6 7 8 9 10 11 MULTD F0, F4, F6 IF ID M1 M2 M3 M4 M5 M6 M7 MM WB ADD R1, R2, #1 IF ID EX MM WB SUB R4, R4, #4 IF ID EX MM WB OR R8, R8, #8 IF ID EX MM WB			



Handling exceptions

- Ignore the problem (imprecise exceptions)!
 - This may be fast and easy, but it's difficult to debug programs without precise exceptions
 - Many modern CPUs,, provide a precise mode that allows only a single outstanding FP instruction at any time (DEC Alpha 21064, IBM Power-1, MIPS R8000)
 - Precise mode is much slower than the imprecise mode!
- Buffer the results and delay commitment: CPU doesn't actually make any state (register or memory) changes until the instruction is guaranteed to finish
 - Becomes difficult when the difference in running time among operations is large.
 - Lots of intermediate results have to be buffered (and forwarded...)

24-Feb-00	

UMBC CMSC 611 (Advanced Computer Architecture), Spring 2000

Chapter 3

Handling exceptions: save pipeline state

- Keep enough information for the trap handler to create a precise sequence for the exception
 - Instructions in the pipeline and the corresponding PCs must be saved.
 - After the exception, the software finishes any instructions in the pipeline that precede the latest instruction completed
- State must be saved by hardware with software assist
- Technique used in the SPARC



Handling exceptions: save values

- History file: saves the original values of the registers that have been changed recently
 - If an exception occurs, the original values can be retrieved
 - File must have enough entries for one register modification per cycle for the longest possible instruction
 - Similar to the solution used for the VAX for autoincrement and autodecrement addressing
- Future file
 - This method stores the newer values for registers
 - When all earlier instructions have completed, the main register file is updated from the future file
 - On an exception, the main register file has the precise values for the interrupted state

```
()
```

24-Feb-00

UMBC CMSC 611 (Advanced Computer Architecture), Spring 2000

42

Chapter 3

Handling exceptions: delay issue

- Allow instruction to issue only if it is known that all previous instructions will complete without causing an exception
 - Floating point function units must determine if an exception is possible early in the EX stage
 - Necessary to keep the pipeline flowing smoothly (avoid stalls)
 - Pipeline may need to be stalled in order to maintain precise interrupts
 - Solution may cause unnecessary stalls by delaying a sequence of instructions...
- R4000 and Pentium use this solution

24-Feb-00

43

ISA and pipelining ISA and pipelining Avoid variable instruction lengths and running times • Don't allow self-modifying code whenever possible - Instruction being modified may already be in the pipeline => address being written must constantly be checked - Variable length instructions complicate hazard detection and precise - Conflict => pipeline must be flushed or the instruction updated! exception handling - Even if it's not in the pipeline, it could be in the instruction cache.. • Sometimes it is worth it because of performance advantages such as caching, but this can cause instruction timings to vary • Avoid implicitly setting condition codes in instructions • Added complexity may be handled by freezing the pipeline - Harder to avoid control hazards => impossible to determine if • Avoid sophisticated addressing modes condition codes are set on purpose or as a side effect - Addressing modes that update registers (post-autoincrement) - Implementations that set the CC almost unconditionally make instruction reordering difficult => hard to find instructions that can be · Complicate exceptions and hazard detection scheduled between the condition evaluation and the branch. • Make it harder to restart instructions - Allowing addressing modes with multiple memory accesses also complicates pipelining UMBC 24-Feb-00 UMBC CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 3 45 24-Feb-00 CMSC 611 (Advanced Computer Architecture), Spring 2000 Chapter 3 Sample pipeline: MIPS R4000 Stalls & delays in the MIPS R4000 IF: first half of instruction fetch EX: execution • Load delay: two cycles - PC selection occurs Address calculation - Delay might seem to be three cycles, since the tag isn't checked until - Cache access is initiated - ALU Ops the end of the TC cycle - Branch target calculation • IS: second half of instruction - However, if TC indicates a miss, the data must be fetched from main fetch. Condition evaluation. memory and the pipeline is backed up to get the real value Allows cache access to take two

- cycles
- RF: decode and register fetch
 - Hazard checking
 - I-cache hit detection

- DF/DS/TC: data memory
 - Data fetched from cache in the first two cycles
 - The third cycle involves determine if it was a cache hit
- WB: write back
- Write result for loads and R-R operations

- Branch delay: three cycles (including one branch delay slot)
 - Branch is resolved during EX, giving a 3 cycle delay
 - First cycle may be
 - Regular branch delay slot (instruction always executed)
 - Branch-likely slot (instruction cancelled if branch not taken)
 - MIPS uses a predict-not-taken method presumably because it requires the least hardware



Chapter 3 47 24-Feb-00



- Pipelining has been the major factor allowing consumer-level microprocessors to run at 500 MHz or higher
- Next few weeks: more ways to squeeze performance out of the CPU, such as
 - Dynamic optimizations
 - Multiple instructions per cycle

Chapter 3